

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. 1614.1093

First Named Inventor or Application Identifier:

Noriyuki ITO et al.

Express Mail Label No.

(Only for new nonprovisional applications under 37 CFR 1.53(b))

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: **Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231**

1. ☒ Fee Transmittal Form
2. ☒ Specification, Claims & Abstract [Total Pages: 29]
3. ☒ Drawing(s) (35 USC 113) [Total Sheets: 20]
4. ☒ Oath or Declaration [Total Pages: 4]
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation by Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) [] Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 [] Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☐ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. ☐ Small Entity Statement(s) [] Statement filed in prior application, status still proper and desired.
15. ☒ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. ☐ Other:

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

[] Continuation [] Divisional [] Continuation-in-part (CIP) of prior application No: 1

18. CORRESPONDENCE ADDRESS



21171

PATENT TRADEMARK OFFICE

NEW APPLICATION FEE TRANSMITTAL

Attorney Docket No. 1614.1093

Application Number

Filing Date November 9, 2000

AMOUNT ENCLOSED \$ 1,150.00

First Named Inventor Noriyuki ITO et al.

FEE CALCULATION (fees effective 10/01/97)

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
TOTAL CLAIMS	8	- 20 =	0	X \$ 18.00 =	\$ 0.00
INDEPENDENT CLAIMS	8	- 3 =	5	X \$ 80.00 =	400.00
MULTIPLE DEPENDENT CLAIMS (any number; if applicable)				+ \$240.00 =	0.00
				BASIC FILING FEE	710.00
				Total of above Calculations =	\$ 1,110.00
Surcharge for late filing fee, Statement or Power of Attorney (\$130.00)				+	0.00
Reduction by 50% for filing by small entity (37 CFR 1.9, 1.27 & 1.28).				-	0.00
				TOTAL FILING FEE =	\$ 1,110.00
Surcharge for filing non-English language application (\$130.00; 37 CFR 1.52(d))				+	0.00
Recordation of Assignment (\$40.00; 37 CFR 1.21(h)(1))				+	40.00
				TOTAL FEES DUE =	\$ 1,150.00

METHOD OF PAYMENT

- ☒ Check enclosed as payment.
- ☐ Charge "TOTAL FEES DUE" to the Deposit Account No., below.
- ☐ No payment is enclosed and no charges to the Deposit Account are authorized at this time.

GENERAL AUTHORIZATION

- ☒ If the above-noted "AMOUNT ENCLOSED" is not correct, the Commissioner is hereby authorized to credit any overpayment or charge any additional fees necessary to:

Deposit Account No.


19-3935

Deposit Account Name

STAAS & HALSEY LLP

- ☒ The Commissioner is also authorized to credit any overpayments or charge any additional fees required under 37 CFR 1.16 (filing fees) or 37 CFR 1.17 (processing fees) during the prosecution of this application, including any related application(s) claiming benefit hereof pursuant to 35 USC § 120 (e.g., continuations/divisionals/CIPs under 37 CFR 1.53(b) and/or continuations/divisionals/CPAs under 37 CFR 1.53(d)) to maintain pendency hereof or of any such related application.

SUBMITTED BY: STAAS & HALSEY LLP

Typed Name	H. J. Staas	Reg. No.	22,010
Signature		Date	November 9, 2000

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Noriyuki Ito, a citizen of Japan residing at Kawasaki, Japan, Yoichiro Ishikawa, a citizen of Japan residing at Kawasaki, Japan, Hiroaki Hanamitsu, a citizen of Japan residing at San Jose, California and Ryoichi Yamashita, a citizen of Japan residing at Kawasaki, Japan have invented certain new and useful improvements in

DESIGN DATA PROCESSING METHOD AND RECORDING MEDIUM

of which the following is a specification : -

TITLE OF THE INVENTION

DESIGN DATA PROCESSING METHOD AND
RECORDING MEDIUM

5 BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a design data processing method and a recording medium, in particular, to a design data processing method and a
10 recording medium for design data obtained from designing an LSI (Large Scale Integrated) circuit for each rank of hierarchy in macro unit.

Recently, design of LSI circuit is made, in general, in such a manner that a layout of
15 circuit is made hierarchically, macros being produced/created. In such a layout method, layouts between macros and between ranks of hierarchy are not easy to recognize. Accordingly, a layout method in which layouts between macros and between ranks of
20 hierarchy can be efficiently recognized is demanded.

2. Description of the Related Art

In a hierarchical layout method of LSI circuit in the prior art, a design is made from a
25 lower rank of hierarchy, in order, ordinarily. Thereby, when the same wiring layer is employed by an upper rank and a lower rank of hierarchy commonly, a design is made by a bottom-up manner. The layout method by the bottom-up manner is a method in which,
30 when a layout of an upper rank of hierarchy is made, a lower rank of hierarchy is referred to.

In the hierarchical layout method in the related art, there is a limitation that no same wiring region is commonly used by an upper rank and
35 a lower rank of hierarchy.

FIG. 1 illustrates one example of a wiring method between macros in the related art.

A layout structure 1 of a rank L_n of hierarchy in the related art includes macro blocks B1 through B8. When the macro block B1 and macro block B2 are connected to one another, a wire 2 is disposed in a manner such as to avoid the macro block B3 (corresponding to a wiring region of the lower rank of hierarchy) as shown in FIG. 1 due to the above-mentioned limitation on layout.

Further, in the hierarchical layout method in the related art, when a layout is made for an upper rank of hierarchy while the layout of lower rank of hierarchy is being displayed, wiring is inhibited for the lower rank of hierarchy. Only wiring to terminals for connecting macro blocks externally can be made.

FIG. 2 illustrates one example of a display of macro terminals in the related art.

An upper rank L_n of hierarchy has a macro block B0. The macro block L_n includes macro blocks B1 through B4. A lower rank L_{n-1} of hierarchy has wires 3-1 through 3-8 disposed therein for connecting the periphery of the macro block B0 of the upper rank L_n externally.

In this case, when a layout is made for the upper rank L_n , wiring for the lower rank L_{n-1} is inhibited. However, because the wires 3-1 through 3-8 have external wires connected thereto, terminals T1 through T8 are displayed at portions of the upper rank L_n corresponding to the wires 3-1 through 3-8. At this time, only wiring of portions of the terminals T1 through T8 is allowed.

Further, in the hierarchical layout method in the related art, there is a limitation of metal density due to characteristics of semiconductor. The limitation of metal density is a limitation in that, when a layout of metal of wires or the like is made, a ratio of an area occupied by the metal in a

predetermined area is not larger than a predetermined value. In order to check this limitation, metal density rule check is performed in the hierarchical layout method in the related art.

5 FIG. 3 illustrates a method of metal density rule check in the related art.

 In the metal density rule check, first, a layout region 4 is divided into a plurality of regions A11 through Amn each having a predetermined area S0. Then, each region of the regions A11
10 through Amn is extracted in sequence. Then, the area of the metal portion of the wires L1, L2 and L3 included in the extracted region is calculated.

 Then, the metal density that is a ratio of
15 the metal portion occupied in the region is obtained. For example, in the region A22, $\{(W1 + W2) / S0\} \times 100 (\%)$; and in the region Am1, $\{(W3 + W4) / S0\} \times 100 (\%)$. According to the metal density rule, it is prescribed that the metal density should be not more
20 than 80 %. When the metal density is more than 80 %, it is determined that a metal density error is detected, and correction of the layout is required.

 In this case, it is not possible to recognize the metal density rule at the time of the
25 layout being originally made.

 Further, in the layout method in the related art, a parallel line length is checked. The parallel line length check is a check made for detecting a noise error.

30 FIG. 4 illustrates a method of parallel line length check in the related art.

 In FIG. 4, a wire 5-1 is a wire connecting a macro block B1 to a macro block B2, while a wire 5-2 is a wire connecting the macro block B1 to a
35 macro block B3.

 In the parallel line length check, the section L1 through which the wire 5-1 and wire 5-2

are parallel to one another is detected. When the section L1 is longer than a predetermined line length, it is determined that the amount of noise generated from an adjacent line is larger than a prescribed value, and, thus, it is determined that a noise error is detected.

Thus, in the layout method in the related art, the layout by the bottom-up manner is employed as described above in which a layout of a lower rank of hierarchy is referred to when a layout for an upper rank of hierarchy is made. Accordingly, when the layout for the lower rank is to be modified after the layout for the upper rank is made, it is not possible to refer to a wiring state and so forth of the upper rank of hierarchy. Therefore, the efficiency in layout is not satisfactory.

Further, in the layout method in the related art, as described above, when a macro block is connected externally, wiring in an inside periphery of the macro block is inhibited, only terminals are displayed at portions to be connected externally, and wires in the inside periphery of the macro block are not displayed. Accordingly, when a layout of wiring in an outside periphery of the macro block is made, it is not possible to examine separations between the external wires and internal wires of the macro block. Therefore, it is not possible to make layout of wires in consideration of influence between external and internal wires.

Further, recently, a density of wires has been increased, and the metal density rule has been severely applied. However, the metal density rule check is made after an original layout of all wires is made, and, therefore, it is not possible to make an original layout in consideration of the metal density rule. Thereby, the efficiency in layout is not satisfactory.

Further, because the detection of noise error is made from the parallel line length, wiring which does not actually result in a noise error is determined to cause a noise error. Therefore, a
5 designer should check manually whether or not wiring determined to cause a noise error actually cause a noise error. Thereby, an enormous labor and time are required for a layout of wiring.

Further, in the related art, when a macro
10 block includes a vacant space, because it is not allowed to dispose another macro block in one macro block, the vacant space remains as a useless space. This obstructs high-density integration of LSI circuit.

15 SUMMARY OF THE INVENTION

The present invention has been devised in consideration of the above-described situation, and, an object of the present invention is to provide a
20 design data processing method and a recording medium by which it is possible to make an efficient layout in a hierarchically design of LSI circuit with high efficiency.

According to the present invention, the
25 following steps are executed:

step a) of obtaining first design data of a predetermined rank of hierarchy;

step b) of obtaining second design data of a rank of hierarchy higher than the predetermined
30 rank of hierarchy; and

step c) of combining the second design data to the first design data.

Thereby, it is possible to display data of an upper rank of hierarchy in displayed data of a
35 lower rank of hierarchy.

According to another aspect of the present invention, the following steps are executed:

step a) of obtaining first design data of a block of the plurality of block of a predetermined rank of hierarchy;

5 step b) of obtaining second design data of a rank of hierarchy lower than the predetermined rank of hierarchy; and

step c) of displaying a peripheral portion of the block of the second design data, and setting the peripheral portion to a wiring inhibition region.

10 Thereby, because wiring of a peripheral portion of a block is displayed, it is possible to determine a layout of wiring outside of the block in an upper rank while recognizing the wiring inside of the block in a lower rank. Accordingly, it is
15 possible to make wiring in conformity with wiring rule.

According to another aspect of the present invention, the following step is executed:

20 step of producing the design data such that a metal density of the wiring is not more than a predetermined value, the step comprising the step of using design data in which a wire is previously split into a plurality of wires so that the metal density is not more than the predetermined value.

25 Thereby, it is possible to prevent a layout of wiring from deviating from metal density rule.

According to another aspect of the present invention, the following steps are executed:

30 a first error detecting step of detecting a wiring error in accordance with a noise amount of wiring;

35 a noise reducing step of reducing the noise amount in accordance with the state of wiring for which the wiring error is detected in the first error detecting step; and

a second error detecting step of again

detecting a wiring error in accordance with the noise amount obtained in the noise reducing step.

Thereby, in a case where a wiring error is detected for wiring first, when the state of the wiring is such that problematic noise is not likely to occur, it is finally determined that no wiring error is detected therefor. Accordingly, it is possible to reduce cases where it is finally determined that a wiring error is detected. In other words, it is possible to determine, with higher accuracy, that a wiring error is detected only when a problematic noise is actually generated when the thus-designed LSI circuit is actually manufactured.

According to another aspect of the present invention, the following steps are executed:

step a) referring to a block layout of a predetermined block of a rank of hierarchy lower than a rank of hierarchy including the predetermined block;

step b) detecting a region in which no block is disposed yet from the block layout of the lower rank referred to in the step a); and

step c) setting the not-yet-disposed region detected in the step b) to such a region that another block can be disposed there.

Thereby, a block can be disposed in a region of another block, in which region no block is disposed yet. Thereby, it is possible to make a layout such that an area can be effectively used, and to increase circuit integration density of LSI circuit.

Other objects and further features of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates one example of a method of wiring between macros in the related art;

FIG. 2 illustrates one example of a display of macro terminals in the related art;

FIG. 3 illustrates a method of metal density rule check in the related art;

FIG. 4 illustrates a method of parallel length check in the related art;

FIG. 5 shows a block diagram of one embodiment of the present invention;

FIG. 6 shows an operation flow chart when a macro display is made in one embodiment of the present invention;

FIGS. 7A and 7B illustrate one example of operations according to the flow chart shown in FIG. 6;

FIG. 8 shows an operation flow chart when a hierarchy display is made in one embodiment of the present invention;

FIG. 9 illustrates one example of operations according to the flow chart shown in FIG. 8;

FIG. 10 shows an operation flow chart when a wiring is made in one embodiment of the present invention;

FIGS. 11A and 11B illustrate one example of operations according to the flow chart shown in FIG. 10;

FIG. 12 shows an operation flow chart when a wiring in a first variant manner is made in one embodiment of the present invention;

FIGS. 13A and 13B illustrate one example of operations according to the flow chart shown in FIG. 12;

FIG. 14 shows an operation flow chart when a wiring in a second variant manner is made in one

embodiment of the present invention;

FIGS. 15A, 15B and 15C illustrate one example of operations according to the flow chart shown in FIG. 14;

5 FIG. 16 shows an operation flow chart of noise error check in one embodiment of the present invention;

10 FIGS. 17, 18A, 18B and 18C illustrate one example of operations according to the flow chart shown in FIG. 16;

FIG. 19 shows an operation flow chart when a cell disposition is made in one embodiment of the present invention; and

15 FIG. 20 illustrates one example of operations according to the flow chart shown in FIG. 19.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

20 FIG. 5 shows a block diagram of a design data processing system in one embodiment of the present invention.

25 The design data processing system 100 in the embodiment includes an input device 101, a processing device 102, a display device 103 and a storage device 104.

30 The input device 101 includes a keyboard, a mouse and so forth. A layout of LSI circuit and modification of the layout of LSI circuit is made by a user as a result of the input device 101 being operated by the user.

35 The processing device 102 (including a CPU and a memory such as a RAM, a ROM and so forth) reads out design data of LSI circuit from the storage device 104, modifies the layout in LSI circuit, and displays the layout in LSI circuit on the display device 103 in accordance with instructions input by a user through the input

device 101. The storage device 104 includes a hard disk drive, and stores the design data, and a design data processing software program which will be described later.

5 The design data processing software program will now be described. However, it is noted that the design data processing software program may appropriately include instructions for performing all or only part of the steps of operations which
10 will now be described.

Operations of the design data processing system 100 according to the design data processing software program when a top-down display is made will now be described.

15 FIG. 6 shows an operation flow chart when the top-down display is made in one embodiment of the present invention.

 The processing device 102 performs steps S1-1 through S1-5 shown in FIG. 6 by reading the
20 above-mentioned design data processing software program when performing the top-down display. In the step S1-1, it is determined whether it is instructed to perform a top-down display by a user through the input device 101. When it is determined
25 in the step S1-1 that it is instructed to perform an top-down display, design data of a rank of the hierarchically designed layout data of LSI circuit is obtained from the storage device 104 in the step S1-2, which rank is specified by the user through
30 the input device 101. Then, in the step S1-3, wiring data of the upper rank of the hierarchically designed layout data of LSI circuit is obtained from the storage device 104.

 In the step S1-4, the wiring data of the
35 upper rank obtained in the step S1-3 is set in the design data of the specified rank obtained in the step S1-2. In the step S1-5, the design data of the

specified rank in which the wiring data of the upper rank is set is displayed on the display device 103.

FIGS. 7A and 7B illustrate an example of the top-down display according to the flow chart shown in FIG. 6.

A layout structure 110 includes ranks L1 through Ln of the hierarchically designed layout data of LSI circuit as shown in FIG 7B. The rank Ln-1 thereof includes macro blocks B1 through B8 as shown in FIG. 7A.

The rank Ln is the upper rank of the rank Ln-1, and includes a wire 111 connecting the macro blocks B1 and B2. The wire 111 is disposed in such a manner to cross the macro block B3 as shown in the figure.

In this example, when the layout of the lower rank Ln-1 is modified, the wiring 111 of the upper rank Ln is displayed together with the layout of the rank Ln-1, as shown in FIG. 7A.

Operations of the design data processing system 100 according to the design data processing software program when a bottom-up display is made will now be described.

FIG. 8 shows an operation flow chart when the bottom-up display is made in one embodiment of the present invention.

The processing device 102 performs steps S2-1 through S2-8 shown in FIG. 8 by reading the design data processing software program when performing the bottom-down display.

In the step S2-1, it is determined whether or not it is instructed to display the lower rank of the hierarchically designed layout data of LSI circuit. When it is determined in the step S2-1 that it is instructed to display the lower rank, the lower rank is displayed together with the upper rank of the hierarchically designed layout data of LSI

circuit.

In the step S2-3, it is determined whether or not a layout of wiring is instructed to be made. When it is determined in the step S2-3 that a layout of wiring is instructed to be made, it is determined in the step S2-4 whether or not a layout of wiring is inhibited for the rank of the hierarchically designed layout data of LSI circuit for which the layout of wiring is instructed to be made in the step S2-3.

When it is determined in the step S2-4 that a layout of wiring is inhibited for overall the rank for which the layout of wiring is instructed to be made, the layout of wiring is inhibited in the step S2-5.

When it is determined in the step S2-4 that a layout of wiring is not inhibited for overall the rank for which the layout of wiring is instructed to be made, it is determined in the step S2-6 whether or not the position at which a layout of wiring is instructed to be made is in a conductor pattern. When it is determined in the step S2-6 that the position at which the layout of wiring is instructed to be made is in a conductor pattern, the layout of wiring is inhibited in the step S2-5.

When it is determined in the step S2-6 that the position at which the layout of wiring is instructed to be made is not in a conductor pattern, it is determined in the step S2-7 whether or not the position at which the layout of wiring is instructed to be made is in a peripheral portion of a macro block. The peripheral portion of a macro block is a region of the macro block within a predetermined distance from the surrounding edge of the macro block.

When it is determined in the step S2-7 that the position at which the layout of wiring is

instructed to be made is in the peripheral portion of the macro block, the layout of wiring is inhibited in the step S2-5. When it is determined in the step S2-7 that the position at which the layout of wiring is instructed to be made is not in the peripheral portion of the macro block, the layout of wiring is allowed.

FIG. 9 shows one example of displaying ranks of the hierarchically designed layout data of LSI circuit.

In FIG. 9, a rank L3 is an upper rank of the hierarchically designed layout data of LSI circuit, and ranks L2 and L1 are lower ranks of the hierarchically designed layout data of LSI circuit. The lower rank L2 is a rank for overall which a layout of wiring is inhibited. Accordingly, no layout of wiring is allowed for the rank L2.

With regard to the rank L1, a layout of wiring only in conductor patterns is inhibited. Accordingly, a layout of wiring is allowed except in the patterns P0 and in the peripheral portion P1 of a macro block B0.

At this time, the peripheral portion P1 is a region of the macro block B0 within a predetermined distance d0 from the surrounding edge of the macro block B0. In the peripheral portion P1, a layout of wiring of the ranks L1 and L2 is made, the layout of wiring of the ranks L1 and L2 in the peripheral portion P1 is displayed, and the peripheral portion P1 is set to a wiring inhibition region. Accordingly, when a layout of wiring is to be made in the proximity of the macro block B0 in the upper rank L3, it is possible to make the layout of wiring in consideration of the layout of wiring inside of the macro block B0 in the lower ranks L1 and L2. Thereby, it is possible to secure spacing from wires of the layout of wiring inside of the

macro block B0.

Operations of the design data processing system 100 according to the design data processing software program when a layout of wiring is made will now be described.

FIG. 10 shows an operation flow chart when a layout of wiring is made in one embodiment of the present invention.

The processing device 102 performs steps S3-1 through S3-4 shown in FIG. 10 by reading the design data processing software program when making a layout of wiring.

In the step S3-1, it is determined whether or not a layout of wiring is instructed to be made.

When it is determined in the step S3-1 that a layout of wiring is instructed to be made, it is determined in the step S3-2 whether or not the width of wire of the instructed layout of wiring is equal to or larger than a predetermined width W0. A wire having a width equal to or larger than the predetermined width W0 is used as a supply line of a clock signal or power supply.

When it is determined in the step S3-2 that the width of wire of the instructed layout of wiring is equal to or larger than the predetermined width W0, the wire of the instructed layout of wiring is split into a plurality of wires in the step S3-3, and a pattern of the thus-obtained plurality of wires is used for the instructed layout of wiring in the step S3-4.

FIGS. 11A and 11B illustrate one example of a layout of wiring according to the flow chart shown in FIG. 10. FIG. 11A shows a wire in an instructed form, and FIG. 11B shows the wire in an actually employed form.

When the wire 130 having the width W1 larger than the predetermined width W0 is included

in an instructed layout of wiring as shown in FIG. 11A, the wire 130 is split into the four wires 131 through 134, for example, each having the width $W1/4$. Thereby, the overall width of the wires is $W2 (> W1)$,
5 as shown in FIG. 11B.

Thereby, it is possible to reduce the density of wiring. Thus, it is possible to prevent the above-described metal density error otherwise occurring due to a single thick wire from occurring.
10 Operations of the design data processing system 100 according to the design data processing software program when a layout of wiring in a first variant manner of the manner described above with reference to FIGS. 10, 11A and 11B is made will now
15 be described.

FIG. 12 shows an operation flow chart when a layout of wiring is made in the first variant manner in one embodiment of the present invention. In FIG. 12, the same step numbers are given to the
20 steps the same as those shown in FIG. 10, and description thereof is omitted.

The processing device 102 performs steps S3-1, S3-2, S4-1, S4-2 and S3-4 shown in FIG. 12 by reading the design data processing software program
25 when making a layout of wiring in the first variant manner.

When it is determined in the step S3-2 that the width of wire of the instructed layout of wiring is equal to or larger than the predetermined
30 width $W0$, it is determined in the step S4-1 whether or not the width of the adjacent wire is equal to or larger than a predetermined width $W10$.

When it is determined in the step S4-1 that the width of the adjacent wire is equal to or
35 larger than the predetermined width $W10$, the separation from the adjacent wire is set to a separation equal to or larger than a predetermined

length.

FIGS. 13A and 13B illustrate one example of a layout of wiring according to the flow chart shown in FIG. 12.

5 When a layout of wiring is instructed to be made such that a wire 140 having a width W_0 is disposed adjacent to a wire 141 having a width W_1 with a separation d_1 therebetween, as shown in FIG. 13A, a layout of wiring is made such that the
10 separation between the wires 140 and 141 is set to a separation d_2 ($> d_1$), as shown in FIG. 13B.

 Accordingly, it is possible to reduce the density of wiring. Thus, it is possible to prevent the above-described metal density error from
15 occurring.

 Operations of the design data processing system 100 according to the design data processing software program when a layout of wiring in a second variant manner of the manner described above with
20 reference to FIGS. 10, 11A and 11B is made will now be described.

 FIG. 14 shows an operation flow chart when a layout of wiring is made in the second variant manner in one embodiment of the present invention.

25 The processing device 102 performs steps S5-1 through S5-7 shown in FIG. 14 by reading the design data processing software program when making a layout of wiring in the second variant manner.

 In the step S5-1, it is determined whether
30 or not a layout of wiring of a wire having a width equal to or larger than the predetermined width W_0 is finished.

 When it is determined in the step S5-1 that a layout of wiring of a wire having a width
35 equal to or larger than a predetermined width W_0 is finished, a layout of wiring of imaginary wires is made around the wire the layout of which is finished

as determined in the step S5-1, in the step S5-2. The imaginary wires are general wires each having a predetermined width W20 for transmitting signals and are wires a layout of which is made imaginarily.

5 Then, in the step S5-3, the above-described metal density check is made.

Then, in the step S5-4, it is determined whether or not a metal density error occurs as a result of the metal density check being made in the
10 step S5-3.

When it is determined in the step S5-4 a metal density error occurs, the number of imaginary wires within which no metal density error occurs is calculated in the step S5-5.

15 Then, in the step S5-6, the imaginary wires to be thinned out are determined. Then, in the step S5-7, the regions corresponding to the imaginary wires determined to be thinned out in the step S5-6 are determined to be set to wiring
20 inhibition regions (for which a layout of wiring is inhibited).

FIGS. 15A, 15B and 15C illustrate one example of a layout of wiring according to the flow chart shown in FIG. 14.

25 When a wire 150 having a width W0 is disposed as shown in FIG. 15A, imaginary wires 151 through 154 each having a width W20 are placed as shown in FIG. 15B. Then, when it is determined that a metal density error occurs on a region A shown in
30 FIG. 15B, the imaginary wires 152 and 154 are thinned out. Then, the regions 155 and 156 corresponding to the thinned-out imaginary wires 152 and 154 respectively are set to wiring inhibition regions. Then, when a layout of wiring of general
35 wires is instructed later, a layout of wiring for the wiring inhibition regions is inhibited.

Accordingly, when a layout of wiring of

general wires is made, a metal density error is prevented from occurring, and it is possible to make a layout of wiring efficiently.

Operations of the design data processing system 100 according to the design data processing software program when noise error check is made will now be described.

FIG. 16 shows an operation flow chart when noise error check is made in one embodiment of the present invention.

The processing device 102 performs steps S6-1 through S6-8 shown in FIG. 16 by reading the design data processing software program when making noise error check.

In the step S6-1, design data for a layout of wiring is read from the storage device 104. In the step S6-2, a parallel section length of wires in the layout of wiring is obtained from the read design data.

In the step S6-3, a noise amount N1 is calculated in accordance with the parallel section length of wires obtained in the step S6-2. The noise amount increase as the parallel section length increases.

In the step S6-4, it is determined whether or not a noise error is detected in accordance with the noise amount calculated in the step S6-3. When no noise error is detected in the step S6-4, the current processing is finished.

When a noise error is detected in the step S6-4, a reduction coefficient is calculated in the step S6-5. The reduction coefficient 'f' is obtained from the following expression:

$$f = F(\sum C, L) \quad \cdot \cdot \cdot (1)$$

where $0 < f \leq 1$.

In the above expression (1), ΣC denotes the total length of the wires, and L denotes the wire length from the driver to the point at which the noise error is detected. The function $F(x, y)$ is a function experimentally obtained from relationship between a total length of wires ΣC and a wire length L from the driver to the point at which the noise error is detected.

Then, in the step S6-6, the noise amount $N1$ obtained in the step S6-3 is multiplied by the reduction coefficient f obtained in the step S6-5. Thus, a noise amount $N2$ is obtained, as follows:

$$N2 = f \times N1 \quad \dots (2)$$

At this time, $N2 \leq N1$.

Then, in the step S6-7, it is determined whether or not a noise error is detected for the noise amount $N2$. In the step S6-7, the noise amount $N2$ is compared with a predetermined value $N0$, and it is determined that a noise error is detected when the noise amount $N2$ is larger than the value $N0$.

When it is determined in the step S6-7 that a noise error is detected, the determination of detection of noise error is fixed in the step S6-8.

FIGS. 17, 18A, 18B and 18C illustrate one example of noise error check according to the operation flow chart shown in FIG. 16.

It is assumed that a layout of wiring is made such that a wire 161 is placed between macro blocks B1 and B2 while a wire 162 is placed between macro blocks B3 and B4, as shown in FIG. 17. In this case, a parallel section 163 exists in the wires 161 and 162, as shown in the figure.

In FIGS. 18A, 18B and 18C, the wires 161 and 162 are placed between transmitting drivers 171, 172 and receiving drivers 173, 174. In the parallel

section 163, signals flowing through the wires 161 and 162 are influenced by one another, and, thereby, noise is generated, as shown in FIG. 18A. As the length of the parallel section 163 increases, the amount of noise generated increases.

Further, if the parallel section 163 exists near the transmitting drivers 171, 172 as shown in FIG. 18B, because the output signal of the driver 171 changes steeply there for example, the amount of noise generated in the wire 162 therefrom is relatively large. However, if the parallel section 163 exists rather near the receiving drivers 173, 174 as shown in FIG. 18B, because the output signal of the driver 171 changes gently there for example, the amount of noise generated in the wire 162 therefrom is relatively small.

Thus, the amount of noise generated depends not only on the length of parallel section 163 but also on the position of the parallel section 163. The reduction coefficient f is calculated in consideration of the length L from the transmitting drivers 171, 172 as shown in the expression (1). Accordingly, by using the reduction coefficient f as mentioned above, it is possible to detect the possible noise amount precisely.

Thus, by tempering the calculated noise amount with the reduction coefficient f for the parallel section determined to have a noise error, it is possible to effectively reduce wires determined to have noise errors. Thereby, it is possible to make a layout of wiring efficiently.

Operations of the design data processing system 100 according to the design data processing software program when a cell is displaced will now be described.

FIG. 19 shows an operation flow chart when a cell is disposed in one embodiment of the present

invention.

The processing device 102 performs steps S7-1 through S7-3 shown in FIG. 19 by reading the design data processing software program when a cell is disposed.

In the step S7-1, design data of a position where cells are disposed in a macro block is read out from the storage device 104. (The macro block is included in a layout of a rank of hierarchically designed layout data of LSI circuit, and the cells of the macro block are subordinate macro blocks included in a layout of the lower rank of the hierarchically designed layout data of LSI circuit, for example. Accordingly, to read the design data of the position where the cells are disposed in the macro block is to read the design data of the lower rank of the hierarchically designed layout data of LSI circuit corresponding to that macro block.)

Then, in the step S7-2, the region where no cell (subordinate macro block) is disposed in the macro block is obtained from the thus-read design data.

Then, in the step S7-3, the thus-obtained no-cell disposed region is set to a cell disposeable region where a new cell can be disposed.

FIG. 20 illustrates one example of cell disposition according to the flow chart shown in FIG. 19.

A macro block B1 (included in a rank Ln of hierarchically designed layout data of LSI circuit) consists of cells (subordinate macro blocks) C1, C2 and C3 (included in a lower rank Ln-1 of the hierarchically designed layout data of LSI circuit) and a no-cell disposed region C0, as shown in FIG. 20. Then, by setting the no-cell disposed region C0 to a cell disposeable region, it is possible to

dispose a new cell C4 of another macro block B2 there.

Thus, it is possible to dispose the cell C4 of the macro block B2 in the no-cell disposed region C0 of the different macro block B1. Accordingly, it is possible to efficiently dispose cells of macro blocks.

The present invention includes the following design data processing methods:

10 In a design data processing method of producing design data of wiring, when wires are disposed, the design data is produced such that a metal density of the wiring is less than a predetermined value.

15 In this method, when a width of a wire of the wiring is larger than a predetermined width, design data of the wiring is produced such that the metal density of the wiring is less than the predetermined value.

20 According to this method, it is possible to prevent the wiring design from deviating from the metal density rule.

Further, in a design data processing method according to the present invention, a plurality of wires are disposed with a separation therebetween more than a predetermined separation.

A design data processing method according to another aspect of the present invention includes the following steps:

30 a wiring step of disposing a desired wire;
a wire density detecting step of, after the wiring step, disposing predetermined wires with a predetermined separation therebetween, and detecting the density of wires; and

35 a wiring control step of, in accordance with the detection result of the wire density detection step, controlling disposition of other

wires.

A design data processing method when design data of wiring is produced according to another aspect of the present invention includes the following steps:

a first error detecting step of detecting a wiring error in accordance with a noise amount of wiring;

a noise reducing step of reducing the noise amount in accordance with the state of wiring for which the wiring error is detected in the first error detecting step; and

a second error detecting step of again detecting a wiring error in accordance with the noise amount obtained in the noise reducing step.

According to this method, in a case where a wiring error is detected for wiring first, when the state of the wiring is such that problematic noise is not likely to occur, it is finally determined that no wiring error is detected therefor. Accordingly, it is possible to reduce cases where it is finally determined that a wiring error is detected. In other words, it is possible to determine, with higher accuracy, that a wiring error is detected only when a problematic noise is actually generated when the thus-designed LSI circuit is actually manufactured.

A design data processing method according to another aspect of the present invention processes design data in which a layout is made as a result of blocks are combined, and includes the following steps:

a block layout referring step of referring to, for a predetermined block, the block layout of a lower rank of hierarchy;

a not-yet-disposed region detecting step of detecting a region in which no block is disposed

yet from the block layout of the lower rank referred to in the block layout referring step; and

a block disposition region setting step of making setting such that another block can be
5 disposed in the not-yet-disposed region detected in the not-yet-disposed region detecting step.

According to this method, a block can be disposed in a region of another block, in which region no block is disposed yet. Thereby, it is
10 possible to make a layout such that an area can be effectively used, and to increase circuit integration density of LSI circuit.

The present invention is not limited to the above-described embodiments, and variations and
15 modifications may be made without departing from the scope of the present invention.

The present application is based on Japanese priority application No. 11-320220, filed on November 10, 1999, the entire contents of which
20 are hereby incorporated by reference.

WHAT IS CLAIMED IS

5

1. A design data processing method of processing hierarchically configured design data, comprising the steps of:

- 10 a) obtaining first design data of a predetermined rank of hierarchy;
- b) obtaining second design data of a rank of hierarchy higher than the predetermined rank of hierarchy; and
- 15 c) combining the second design data to the first design data.

20

2. A design data processing method of processing design data configured of a plurality of blocks, comprising the steps of:

- a) obtaining first design data of a block of the plurality of block of a predetermined rank of hierarchy;
- 25 b) obtaining second design data of a rank of hierarchy lower than the predetermined rank of hierarchy; and
- c) displaying a peripheral portion of the block of the second design data, and setting the
- 30 peripheral portion to a wiring inhibition region.

35

3. A design data processing method of processing design data of wiring, comprising the

step of producing the design data such that a metal density of the wiring is not more than a predetermined value, said step comprising the step of using design data in which a wire is previously
5 split into a plurality of wires so that the metal density is not more than the predetermined value.

10

4. A design data processing method of processing design data in which a layout is made as a result of blocks are combined, comprising the
15 following steps of:

- a) referring to a block layout of a predetermined block of a rank of hierarchy lower than a rank of hierarchy including said predetermined block;
- 20 b) detecting a region in which no block is disposed yet from the block layout of the lower rank referred to in the step a); and
- c) setting the not-yet-disposed region detected in the step b) to such a region that
25 another block can be disposed there.

30 5. A computer readable recording medium storing a software program for processing hierarchically configured design data and causing a computer to execute the following steps of:

- a) obtaining first design data of a
35 predetermined rank of hierarchy;
- b) obtaining second design data of a rank of hierarchy higher than the predetermined rank of

hierarchy; and

c) combining the second design data to the first design data.

5

6. A computer readable recording medium storing a software program for processing design data configured of a plurality of blocks and causing a computer to execute the following steps of:

a) obtaining first design data of a block of the plurality of block of a predetermined rank of hierarchy;

15 b) obtaining second design data of a rank of hierarchy lower than the predetermined rank of hierarchy; and

c) displaying a peripheral portion of the block of the second design data, and setting the peripheral portion to a wiring inhibition region.

25 7. A computer readable recording medium storing a software program for processing design data of wiring and causing a computer to execute the step of producing the design data such that a metal density of the wiring is not more than a predetermined value, said step comprising the step of using design data in which a wire is previously split into a plurality of wires so that the metal density is not more than the predetermined value.

35

8. A computer readable recording medium storing a software program for processing design data in which a layout is made as a result of blocks are combined and causing a computer to execute the following steps of:

- 5 a) referring to a block layout of a predetermined block of a rank of hierarchy lower than a rank of hierarchy including said predetermined block;
- 10 b) detecting a region in which no block is disposed yet from the block layout of the lower rank referred to in the step a); and
- c) setting the not-yet-disposed region detected in the step b) to such a region that
- 15 another block can be disposed there.

ABSTRACT OF THE DISCLOSURE

- A design data processing method is a method of processing hierarchically configured design data, comprises the steps of: a) obtaining
- 5 first design data of a predetermined rank of hierarchy; b) obtaining second design data of a rank of hierarchy higher than the predetermined rank of hierarchy; and c) combining the second design data to the first design data.

FIG. 1

1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

1 0 0





FIG. 6



1 1 0

FIG. 7A




FIG. 7B




FIG. 8




FIG. 9




FIG. 10




FIG. 11A




FIG. 11B




FIG. 12




FIG. 13A




FIG. 13B




FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 16




FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 19





FIG. 20



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名を発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DESIGN DATA PROCESSING METHOD AND

RECORDING MEDIUM

上記発明の明細書（下記の欄でx印がついていない場合は、本表に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 1月2日に提出され、米国出願番号または特許協定条約国際出願番号を _____ とし、
(該当する場合) _____ に訂正されました。

☐ was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則第37編第1章56項に定義されるとおり、特許出願の書類について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一ヶ国を指定している特許協力条約365(a)項に基づき国際出願、又は外国での特許出願もしくは発明特許の出願についての外国優先権をここに主張するとともに、優先権を主張している。本出願の前に出願された特許または発明特許の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願
Pat. Appln. No. 11-320220

(Number) (番号)	Japan (Country) (国名)
(Number) (番号)	(Country) (国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed
優先権主張なし

10/November/1999 (Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>
(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>

例: 第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に示されており、その先行米国出願を提出日より本出願の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1.56条6項で定義された特許資格の書類に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

(Status: Patented, Pending, Abandoned) (状況: 特許許可済、係属中、放棄済)

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

(Status: Patented, Pending, Abandoned) (状況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書で私が行なう発明が真実であり、かつ私の入手した情報と私の信じるところに基づき発明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1011条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は英に許可された特許の効力が失われることを認識し、よってここに上記のごとき宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration

(日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の
手続を米特許審判局に対して遂行する弁理士または代理人
として、下記の者を指名いたします。(弁理士、または代理
士氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint
the following attorney(s) and/or agent(s) to prosecute this
application and transact all business in the Patent and Trademark
Office connected therewith (first name and registration number)

James D. Halsey, Jr., 22,729; Harry John Staas, 22,010; David M. Pitcher, 25,908; John C. Garvey, 28,607; J. Randall Beckers, 30,358;
William F. Herbert, 31,024; Richard A. Gollhofer, 31,106; Mark J. Henry, 36,162; Gene M. Garner II, 34,172; Michael D. Stein, 37,240; Paul
I. Kravetz, 35,230; Gerald P. Joyce, III, 37,648; Todd E. Marlette, 35,269; Harlan B. Williams, Jr., 34,756; George N. Stevens, 36,938;
Michael C. Solder, P-41,455 and William M. Schertler, 35,348 (agent)

送付先

Send Correspondence to:

STAAS & HALSEY
700 Eleventh Street, N.W.
Suite 500
Washington, D.C. 20001

直接電話連絡先 (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

STAAS & HALSEY
(202) 434-1500

唯一または第一発明者名

Full name of sole or first inventor
Noriyuki Ito

発明者の署名

日付

Inventor's signature

Date

Noriyuki Ito
Residence
Kawasaki, Japan

November 2, 2000

住所

国籍

Citizenship
Japan

私書箱

Post Office Address
c/o FUJITSU LIMITED,

1-1, Kamikodanaka 4-chome, Nakahara-ku,
Kawasaki-shi, Kanagawa, 211-8588 Japan

第二共同発明者

Full name of second joint inventor, if any
Yoichiro Ishikawa

第三共同発明者

日付

Second inventor's signature

Date

Yoichiro Ishikawa

November 2, 2000

住所

Residence
Kawasaki, Japan

国籍

Citizenship
Japan

私書箱

Post Office Address
c/o FUJITSU LIMITED,

1-1, Kamikodanaka 4-chome, Nakahara-ku,
Kawasaki-shi, Kanagawa, 211-8588 Japan

(第三以降の共同発明者についても同様に記載し、署名をす
ること)

(Supply similar information and signature for third and subsequent
joint inventors.)

第三共同発明者	Full name of third joint inventor, if any Hiroaki Hanamitsu		
第三共同発明者	日付	Third inventor's signature Hiroaki Hanamitsu	Date November 2, 2000
住 所	Residence San Jose, California		
国 籍	Citizenship Japan		
私書箱	Post Office Address 4261 Norwalk Drive #Y303, San Jose, CA 95129 U.S.A.		
第四共同発明者	Full name of fourth joint inventor, if any Ryoichi Yamashita		
第四共同発明者	日付	Fourth inventor's signature Ryoichi Yamashita	Date November 2, 2000
住 所	Residence Kawasaki, Japan		
国 籍	Citizenship Japan		
私書箱	Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, 211-8588 Japan		

第五共同発明者	Full name of fifth joint inventor, if any		
第五共同発明者	日付	Fifth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		
第六共同発明者	Full name of sixth joint inventor, if any		
第六共同発明者	日付	Sixth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		

(第七以降の共同発明者についても同様に
記載し、署名をすること)

(Supply similar information and signature for
seventh and subsequent joint inventors.)